Verification issues of virtual components in system-on-a-chip (SOC) designs