Branch prediction strategies for low power microprocessor design