Self-organising techniques for tolerating faults in 2-dimensional processor arrays